

ISSUE CLASSIFICATION	
Class	Subclass

PATENT NUMBER

U.S. UTILITY Patent Application

O.L.P.E.

PATENT DATE

SCANNED

Q.A.

9A *W*

APPLICATION NO.	CONT/PRIOR	CLASS	SUBCLASS	ART UNIT	EXAMINER
09/84 1536		712	34	2,21833	Edgar

TITLE OF INVENTION:
 Sanjay Agarwal
 Sapna Agrawal

TITLE: On-chip processor architecture for control processors using synchronous logic

PTO-2040
 12/89

ISSUING CLASSIFICATION															
ORIGINAL				CROSS REFERENCE(S)											
CLASS		SUBCLASS		CLASS	SUBCLASS (ONE SUBCLASS PER BLOCK)										
INTERNATIONAL CLASSIFICATION															

☐ Continued on Issue Slip Inside File Jacket

<input type="checkbox"/> TERMINAL DISCLAIMER	DRAWINGS		CLAIMS ALLOWED	
	Sheets Drwg. 14	Figs. Drwg. 3	Print Fig.	Total Claims 3
<input type="checkbox"/> The term of this patent subsequent to _____ (date) has been disclaimed.	_____ (Assistant Examiner) (Date)		NOTICE OF ALLOWANCE MAILED	
	<input type="checkbox"/> The term of this patent shall not extend beyond the expiration date of U.S Patent. No. _____ _____ _____		ISSUE FEE	
<input type="checkbox"/> The terminal _____ months of this patent have been disclaimed.	_____ (Primary Examiner) (Date)		Amount Due	Date Paid
	_____ (Legal Instruments Examiner) (Date)		ISSUE BATCH NUMBER	

WARNING:

The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368. Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.

Form PTO-436A
(Rev. 6/89)

FILED WITH: ☐ DISK (CRF) ☐ FICHE ☐ CD-ROM
(Attached in pocket on right inside flap)

(FACE)